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ABSTRACT
Microelectronics is introduced with definitions for some of the
more controversial terms encountered in this new field.
Thin-film resistive elements are examined from the distributed
parameter point of view and impedance functions for use in microcircuit
analysis are derived.
A source of parasitic capacitance found in silicon integrated trans-
istors is introduced by way of a sample calculation,
A small signal analysis for a simple linear amplifier stage is pre-
sented using microcircuit concepts along with transistor circuit theory.
Research for this paper was done, for the most part, at the Semi-
conductor Division, Hughes Aircraft Company, Newport Beach, California
For the opportunity to work in a microelectronics manufacturing
environment, the author expresses sincerest thanks to Dr. D. A. Jenny,
Mr. E. B. Go'ulcf III, ?and Mr. G. Wolfe of the Semiconductor Division.
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1 . BACKGROUND AND DEFINITIONS
Encouraged by the development of semiconductor devices such as
diodes and transistors, and spurred on by the need for smaller and lighter
electronic packages for modern missile and space vehicle systems, the
art of constructing electronic circuitry in less and less volume has made
rapid advances in the past decade . The requirements for increased
packing densities for electronic components (number of components per
unit volume), along with rapidly evolving semiconductor techniques such
as vacuum deposition, diffusion and epitaxial processes brought about
the current state of circuit sophistication—Microelectronics,,
Since there has been much confusion in the nomenclature associated
with microelectronics, some definitions are given here* As yet, no
standard set of terms has been set forth, so it is possible that a few of
the definitions are biased toward the preferences of the author
.
Microminiaturization may be thought of as that degree of miniaturi-
c
zation which will afford packing densities of more than 10 components per
cubic foot of volume. Fig. 1 shows orders of magnitude for packing
densities in several familiar areas and indicates the location of micro-
miniature electronics in the scheme of things „
Microelectronics is a general term which refers to microminiaturizatior
in electronics
.
Integrated circuitry is that formed on or within a semiconductor
material such as silicon. It includes active and passive elements formed

by diffusion, thin-film or epitaxial processes.,
Th_in°film elements are circuit elements which have been formed by
depositing certain materials on passive supporting substrates.
Hybrid integrated circuitry , for this report, is that in which thin -film
passive elements are combined with semiconductor integrated circuit
active elements with an insulating oxide layer between. Fig 2 shows a
number of such hybrid circuits formed on a silicon wafer, with a Jefferson

























































































SION. RADIO AND COMPUTERS BELOW TH IS LINE
Fig» 1 Packing Densities of Electronic C<
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Fig. 2 Silicon Wafer Containing Hybrid Integrated Circuits.
(courtesy Semiconductor Division, Hughes Aircraft Company)

2 . INTRODUCTION
As previously defined, microelectronics is a general term which refers
to microminiaturization in electronics,, Potential advantages to be gained
by the use of microcircuitry instead of conventional electronic circuits
include higher reliability, smaller size and weight, and lower costs /1.A
One or more of these advantages is currently required for missile control
and guidance systems, for aircraft radar and fire control systems, for
high speed computers and for an almost endless array of other systems and
sub-systems for military, commercial and aero-space ventures.
It is too early in the lifetime of microelectronics to make definite
statements about the extent to which each of the major benefits claimed is
actually realized in practice. For now, it is possible only to give a few
reasons why these benefits are expected.
Higher reliability (the probability that a system will not fail during a
specified period of time while operating under a given set of conditions
/12/), probably the single most important feature claimed for microcircur
is expected because of the reduced number of connections and interconnec-
tion leads required as compared to conventional circuitry where poorly
soldered or welded joints have long been a major factor in equipment
failure rates. Overall system reliability improvement is anticipated be-
cause extensive use of circuit redundancy is made possible by virtue of
the smaller weight and size of individual sub-assemblies. Tests, currently
in progress, indicate that microcircuits are from 10 to 100 times more

reliable than similar circuits made up of conventional components /4/ 3
Smaller size and weight for microcircuits are obvious results from the
increased packing densities.
The key to lower cost is a high volume of production. Initial tooling
costs for microcircuit fabrication are high. Production of special circuits
in limited quantities comes with a high price tag, but if industrial and
military computers are built with microminiature circuits , the demand for
large volumes of similar circuits will make the production costs drop.
Standardization of a number of non-digital circuits will make possible
lower costs in that area.
Microelectronics may be categorized by three major approaches: the
miniature discrete component approach, the integrated circuit approach
and a functional device approach „ A fourth, through not entirely separate
approach, combines some of the features of the others into a hybrid approach
/9/. These classifications are depicted graphically in Fig. 3
Each of the approaches mentioned has been found to have merit for
particular applications, so it is difficult to label any one as superior.
Since professional literature of recent months abounds in papers and
articles concerning the approaches to microminiaturization, a complete
discussion of the subject is omitted here.
In the integrated circuit approach, the most widely used structure at
the present time is the hybrid integrated circuit. An outline of the steps


















Hybrid approach: combination of I and II or
combinations within II
Fig„ 3 Classifications of Microelectronics

Technological advances have traditionally brought with them problems,
old and new, inherent and environmental. This is true also for micro-
electronics. Early theories held that interactions among circuit elements
under operating conditions would remain the same if ail components were
reduced proportionately in size, and that a given input would give the same
output, no matter what the size of the circuit elements. Unfortunately,
these ideas were found inadequate when applied to thin-film and semi-
conductor integrated circuits. Individual elements of semiconductor
integrated circuits are isolated from one another by junction diode action.
Interconnection schemes introduce intercoupling capacitances. Resistors
and capacitors are not lumped elements but must be treated as distributed
parameter components. Inductors have defied current thin-film and
integrated circuit processes due to the extremely reduced volumes involved.
Analytical models for microcircuitry have not yet become available. The
list of problems appears endless", the future holds promise for timely
solutions.
In order to show how ordinary circuit concepts may be molded to
provide a means of analyzing microelectronic non-digital circuits, the
author has addressed himself to the tasks of:
a) showing the impedance functions for the distributed parameter
passive networks which describe thin-film resistive elements,
b) indicating the type calculation needed to describe the capacitive
effects introduced in silicon integrated circuits by the junction
8

diode isolation regions, and
c) performing a small signal analysis of a simple microcircuit linear
amplifier stage, considering microelectronic concepts and transis-
tor circuit theory.

3. DERIVATION OF IMPEDANCE FUNCTIONS FOR THIN-FILM RESISTIVE
ELEMENTS USED IN HYBRID INTEGRATED CIRCUITRY /2 , 7 ,10, 17/
Thin-film resitors are produced by depositing a resistive material
such as nichrome on some supporting structure . For hybrid integrated
circuitry, the supporting structure is a block, or wafer of silicon which
contains the circuit active elements
. A layer of silicon dioxide is used
for separating the active from the thin-film passive components . A typical




(b) Schematic Symbol for (a)
Fig. 4 Thin Film Resistor
10

The silicon dioxide (SiCL) layer acts as a dielectric between the resistive
material on the top and the supporting substrate. This gives rise to a
capacitance. The resistive capacitive nature of the element is shown in
the schematic symbol of Figure 4 (b)
.
The resistance and capacitance of the thin-film element are distri-
buted throughout its length with the total resistance being R and the total
capacitance being C. In the structure, phenomena occur on a differential
basis so the element will have a response similar to that of a leakage-free
non-inductive transmission line* Assuming a transmission line of length
d, the resistance and capacitance per unit length is then give by
r = R/d and c = C/d
Consider that a section of transmission line to represent the thin-film











Fig- 5 Transmission line section representing a thin- film resistor
11

It is desired that an impedance matrix be derived from the parameters of
Figo 5 which will be useful for representing the distributed parameter
elements of thin-film microcircuitry,, Since non-digital applications are of
primary interest in this paper, a set of functions which will reflect vari-
ations with frequency are desired
,
The change in current from x to x = x + A x is
o 1 o
^ at
and the voltage drop from x to x +A x is
o o
4^ At: r-r>L ^r (2)
where 1f= v(t>^) and JL = -i ( 't, ^ )-
Dividing Equations (1) and (2) by ^x gives
ii- = - a ^r (3)
^ at
and
A2£ r - r-L
a*










- - f IU) (6)
where initial conditions are assumed to be
I{0) = V(0) =
Now, since v and i are both functions of the real variable x„ Equations (5)
and (6) may be differentiated with respect to x, giving i










The general solution for the differential Equation (8) is
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Letting Ji. — —— , and since x = at the input and of the line
r 2o





-?[)? (%*)-?* I (% (14)
Br |[Y(s^ + 2.lM" [15]
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Substituting (14) and (15) into (10) and (11), the voltage and current at any






V&"*)= \i($<*) ^^-?JMs4r^ :i6>
and, similarly,
I ( s,V) = -rVM « * I* irx +IM e*si, y* . 1 .
For thin-film resistors to be used in circuits such as the amplifier
stage to be discussed in a later section, there are two basic connections
of the network of Fig. 4 which are useful . These are shown in Fig a 6.
15

Configuration (a) is that which may be employed when the element is used
for coupling and (b) is that which may be used for the case where one end








Fig, 6, Thin-Film resistor connections
In Fig . 6
V, - Y(s,cT)
I,-- IM
d is the end of the distributed element
= Xd = "V res - IsRC
Equations (16) and (17) may now be written as;






For configuration (a) of Fig. 6, manipulation of Equations (18) and (19]
gives
Vi = 2 T, co\u 9 - 2* I* ccssck e (20)
Mi = 2 Ii ces« ^ © - 2 6 Ix **fA &






For configuration (b) of Fig 6, rearranging the terminals gives the following
parameters i
T =1 \/,' = V,-V :




The rearrangement which gives these parameters is shown in Fig, 7
<— Vi - v «- V.
Fig* 7„ Rearrangement of terminals





From these solutions, those equations needed for specific analytical
applications may be taken directly or may be derived as necessary. For
example:





= 2 i+»«K| i, fank JL I %
Yz =2o (+»«i> 1 1.' - *°^eil) (25)
CaseL „ o o Substrate grounded, i.e., \/z r ^
J
I,'
Letting ?o = I 9 and = v.'/r.
£r = ?o 2+*«kf -©
""/"<»>}
^ ft.
£c + k B
= 2, + +*rkU*f| )+*«/» 6
c^lU 9
= z, W>0 + khC| +*"li0--M%£W8
= ?b +*** U







Case II. . .Isolated Substrate, i.e. , I. =
From (23) and (24)
V.'r Z 2.1,' "K^ f
if in = )ii
r;
then,




4. CALCULATION OF COLLECTOR TO SUBSTRATE CAPACITANCE FOR A
DOUBLE DIFFUSED SILICON INTEGRATED TRANSISTOR /ll ,13 ,17 ,19 ,22/
Figure 8 shows a side view of an isolated
.
, integrated transistor which
has been constructed by a double diffusion process,,
collector emitter
Figo 8 Double diffused integrated transistor
In forming the transistor, a layer of n=doped silicon (region A) is epitaxialiy
grown on top of a p-doped silicon substrate (region B) „ Isolation from other
diffused elements of the same wafer is provided by a region called a fence
(region C) which is formed by diffusion boron or some other p-dopant into
the epitaxial layer around the element to be isolated . Another boron
diffusion is required to form the p-doped transistor base (region D) . The
emitter of the transistor is formed by a phosphorus (n-dopant) diffusion
(region E) , A silicon dioxide (SiO ) layer is deposited over the entire upper
surface of the wafer to provide isolation between the active integrated
21

elements and any passive networks or interconnection leads which may be
required to complete a circuit. Holes may be etched in the oxide at points
where connections to the active element must be made /17/ U
The integrated structure of Fig. 8 is highly idealized. Junctions made
by diffusion processes are, unfortunately, not abrupt as shown. These
junctions are best described by gaussian and/or complementary error function
distributions /2l/. Since the gaussian approximation lends itself to ease
of manipulation, it is assumed for the following discussion that this distri-
bution is adequate .
To calculate the capacitance associated with the diffusion junctions,
the interface areas between region A and regions B and C are of interest
»
The calculation will result in a collector-to- substrate capacitance value.
Some representative dimensions are shown on the drawing of Fig. 8.
Representative values of impurity concentrations (doping) at the surfaces




Region N (p-dopant) atoms/m N (n-dopant) atoms/m
p n
A — 3 x 10
16
B 4xl0 15
18C 8 x 10
D 4 x 10 18
20
E - 3 x 10
22

The interface areas of the junctions between region A and regions B
and C for the transistor structure are as follow-
2 -ft 2 -4 2
A-B junction, . . . ,12x12x25 ,4 xlO cm" = 9,29x10 cm
"8 2 -4 2
A-C junction, , . . .12x20x4x25 . 4x10 cms 2.44x10 cm
For the capacitance calculations, the following definitions and
equations apply.
N. . o . , .doping concentration before diffusion
1
N , „ o o .doping concentration after diffusion
x„ , . . .depth to junction
J
D» . . . .a diffusion constant for the diffusing impurity
t. . . . .time (sec)
L. . . . . 2 fDt the impurity diffusion length
yr ...xj/L
•=-12
£ , , . . .dielectric constant, for silicon 0.98x10 "* f/cm
-7
q/£ .....for silicon, 1,62x10 v. cm.
v,
. . . .applied voltage
For junction A-B, x, ^ 8 p> , N^4xl0 14 , N^3xl0 16
"k i c A
For junction A-C, x. a 12?SN~3xlO , No ^3x10
J i
Assuming a gaussian distribution for the impurities near the junctions,
A/o
*The horizontal location of the diffused junction is taken here to be
approximately 0. 6 times the depth of the fence region /17/.
23






For junction A-C e"^ = ^ X /d ~ /&~
As might be expected, the capacitances of the diode junctions are
dependent upon the reverse bias voltages applied . Curves giving the re-
lationships between space charge fields and applied voltages have been
developed /2l/. In order to use the curves, some normalized capacitance









10" 1 2x 2 x 4.32 .. _ -9q = — — = 10„2 x 10N 8xl0° 4
















The curves of Reference 21 give values of a dummy variable (u - un ) for12
V/V where V is the total voltage across the junction. Capacitance is
then defined as
A CM
Using the information above and the curve for (u - u ) vs V/V , capacitance
values for various applied voltages were determined and are listed in tables
Hand III.
The total collector-to-substrate capacitance is the sum of the two
capacitance values calculated for each voltage. A curve of capacitance vs
bias voltage is shown on the graph of Fig. 9.
From the curves of Fig. 9, it can be seen that the amount of inherent
capacitance associated with the junction diode interfaces of an integrated






1.26 2.5 3.78 pf
Table II




1 1.7 3.07 3.6 2.63
3 3.7 6.68 4.7 2.01
6 6.7 11.00 5.8 1.63
12 12.7 22.90 7.7 1.23
15 15.7 28.40 8.5 1.11
20 20.7 37.40 9.6 0.985
Table III




v* v/v7 N (u =u )1 2 (ur u2
0.7 0.024 0,66 4,7 pf
1 1.7 0.059 0.89 3.47
3 3.7 0.129 1.15 2.69
6 6.7 0.212 1.38 2.24
12 12.7 0.443 1.75 1.77
15 15.7 0.546 1.90 1.63
20 20.7 0.722 2.05 1.51



















5 . SMALL SIGNAL ANALYSIS OF A MICROCIRCUIT AMPLIFIER STAGE
/5,6,8,18/
This section is intended to show the type of considerations required
for analyzing microminiature integrated circuits. Basically, the problem
is that the lumped R and C of ordinary circuit theory must be replaced by
distributed R-C sections, the impedances of which include non-rational
hyperbolic functions of a complex frequency variable. This immediately
indicates that any analysis must be kept simple in order to prevent re-
sultant expressions from becoming too cumbersome.
A simple single-stage, common emitter amplifier circuit was selected
for examination. This simple circuit enables one to become aware of the
complexity of microcircuit analysis while still allowing for a mathematical
treatment without resorting to long involved computer programming.
To facilitate a reasonable analytical investigation, the basic circuit
is reduced by a number of approximations and simplifying assumptions,
so that a complete rigid mathematical treatment is rejected in favor of a
more useful approximate solution.




R is the output resistance of the preceeding stage and R is an a-c
load resistance
Fig. 10 R-C Coupled amplifier stage
Since present day microcircuit capacitors require large areas to
achieve appreciable capacitance, it was desirable to eliminate, if
possible, the D-C blocking capacitors C and CL. Then, employing
direct coupling, the need for the biasing resistors R and R was elimi-
nated. For the single stage, these omissions would probably cause
stability problems, but it is assumed that most applications will require
cascaded stages, and feedback networks or also neutralization networks
would be incorporated to assist in the reduction of the stability problems
Here one is interested in showing how complex even the simplest of
29

circuits may become when microcircuit concepts are considered, so the
stabilization problem was not treated.
The thin-film resistors which would be used to construct a micro-
circuit amplifier cannot be treated as lumped elements because of their
distributed nature. Instead, the impedance functions derived in
Section 2 are used to replace the resistors of the amplifier circuits.
An amplifier stage such as that shown schematically in Fig. 11
results from the foregoing consideration.
0+ \Jcc
Fig. 11 Amplifier stage with distributed elements
30

In order to analyze the circuit, the transistor was replaced by a
hybrid-pi equivalent circuit model. This particular model was chosen
since it appears to be one of the most convenient equivalent circuit
models for small signal, common-emitter circuit use /8/. The resultant
equivalent circuit for the microcircuit amplifier stage is shown in Fig. 12.
It has been assumed for this circuit that a suitable bias voltage was
applied to keep the collector-to-substrate capacitance to a small enough





Fig. 12 Equivalent circuit for amplifier stage
In Fig. 12, Z is the parallel combination of Z A , Z n , and X of








Z b £ £„ +Z*(l+%~£*)
&J(30 =
If the operating frequency is limited to allow the assumption that
l/ac , »2b » Z
then,
\/ ~ >*-, ?S (36)
and




X z = ^ V«/< (38)







In ordinary transistor circuit work, it is often reasonable to assume
Applying this idea here gives a simple current gain expression
X, (4i:
X, zfe
In Section 3, it is shown that the impedance expressions for the
thin-film resistor networks were:
? — -5" "f Aft/) $ for grounded substrate (42)
? r -=-B- fahh -£ for isolated substrate (43)
33

Using this information, Equation (41) becomes
for grounded substrate
and
-M - ffs(6s T«»h */2 for isolated substrate (45)
Since 9" ^^0 * tne gain expression contains non-rational hyper-
bolic functions of the complex variable )0 . In Appendix A, it is shown
that the complex expression for the distributed parameter impedances may
be written as an absolute magnitude with an associated phase angle. For
the current gain, the ratio of two complex impedances give a similar type
of expression.
For the grounded substrate case, the magnitude of the current gain is,
>u
A.I
Rs ~Ccs,uia<oRsCs - coJtatoRtCt
.
(WsCs)'1 |fc»tMf3toR,Ci + coi^^m
Re








— fan Sinfa^feCe -siwli^^gg^




For the isolated substrate case, the magnitude of the current gain is
<u
A.I
Rs c „fcVfcj&fc - ws^
ftol&CsY
1 OeS^*^ + C0Sy44L«kSi .
Re Cosh fSSST — CtfS 1 «*££&!£' a. <-
(^RsCsV 1 [cosh fEEF + eo *\pggi5
(48]
















Equations (46) through (49) contain several variables (Re, Ce, Rs
,
Cs, and Ca) ). In order to display changes in gain with frequency, the
R and C values should be known. For specific circuits, these will be
known quantities, but here, in order to retain some generality, ratios
of Rs to Re are used and curves will be plotted for gain vs frequency
where a frequency variable U) Re Ce is used.
Selection of a ratio of resistance will also dictate a ratio of
capacitance since the capacitance for a thin-film element is a function
of the area covered by the element. This relationship is indicated on
the graph of Fig. 13 /17/.
Figure 14 and Fig. 16 show the variation of current gain for three
selected values of Rs/Re as frequency is varied. For convenience, the
gain curves are given in db below midband or dc gain. Frequency varia-
tion is lumped with Re and Ce so that the frequency parameter is CO Re
Ce. The curves were obtained by direct substituion of values in
Equations (46) and (48) /6/.
Equations (47) and (48) were used to obtain phase angle curves for
frequency variation. These curves are plotted on graphs of Fig. 15 and
Fig. 17.
For Figs. 14 through 17, the curve traces are numbered as follows;
I for Rs = 3 Re
II for Rs = 5 Re
















Fig 13 Graph of Total Distributed Capacitance vs
Length for Thin~Fiirn Resistors
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Fig., 16 Graph of Current Gain vs Frequency (Isolated Substrate)
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saai&ap (il/Zl) jo aj6uv sse.qa
Fig. 17 Graph of Phase Angle vs Frequency (Isolated Substrate)
41

6. CONCLUSIONS AND COMMENTS
In order to fully exploit the potentialities of microelectronics for
both digital and analog applications, old philosophies, old concepts
and circuitry figures of merit must be reexamined and possibly revised
to fit the needs of this rapidly expanding technology. The foregoing
studies are indicative of the types of investigation which must be con-
ducted to gain a more complete understanding of the assets and limitations
associated with linear microcircuitry.
It has been shown how the "old" transmission line theory may be
used to define the impedance functions for the distributed parameter
thin-film resistive elements.
By way of a sample calculation the problem of finding how much
junction capacitance is introduced, when producing integrated transistors
with diffused junctions, was treated. It was shown that this output
capacitance may be reduced by a judicial choice of biasing potentials.
Also tucked away in the calculations, one can see that the geometry of
the transistor plays an important role in determining the capacitance
values. Further investigation into this aspect may prove most rewarding
to the circuit design engineer.
The small signal analysis of a very simple amplifier stage points
out the mathematical complexity of even the simplest of circuits when
dealing with microcircuit concepts. Analytical models especially
adapted to microcircuits are needed. The "old" theory of transistor
42

circuits should prove suitable for the very simple circuits, but the
complexity associated with the inclusion of intercoupling effects and
other interactions make it advisable to find new models for defining
microelectronic parameters. A major study directed toward this good is
currently underway at the Battelle Memorial Institute in Columbus,
Ohio /3/.
In the circuit analysis presented, the assumption was made that
sufficient reverse bias was applied to the collector-substrate junctions
to keep the associated capacitance small enough to be neglected.
Recent literature indicates that a new process is soon to be available
whereby the junction isolation problem may be eliminated by using an
extremely low capacitance per unit area dielectric with a very high
breakdown voltage for isolation regions /15/.
Because of the limited time and funds for the research for this
report, experimental microcircuitry was not made available for the re-
sults of the mathematical analysis to be experimentally verified or
compared.
The following suggestions are offered to assist in furthering the
investigations of the type begun hereim
(a) Attempt to mathematically show the effects of cascading two
or more microcircuit amplifier stages.
(b) Find the effects of various biasing arrangements on the circuit
response. It appears that thin-film elements employed in biasing net-
43

works will have some effect on frequency- sensitive circuits.
(c) Until such time as the production techniques designed to
eliminate isolation junction capacitance are perfected, analysis of
circuits which are to be powered by low-voltage sources (low reverse bias
available) will require inclusion of the effects of this capacitance.
Microelectronics has developed from evolutionary rather than
revolutionary ideas. It is therefore expected that the first steps in
defining sophisticated microcircuit analytical models will be developed
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Development of Magnitude and Phase Angle Equations
for Distributed R-C Network Impedances /20/„
Case h Grounded Substrate;
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Case II. Isolated Substrate!
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As before, phase angle may be found from the relationship









The fabrication of microcircuits is a lengthy process. The circuit
designer cannot pick components "off the shelf" to construct circuits as
was done with discrete component circuitry. A number of procedural
steps are taken from the time a circuit is mentally conceived until the
pilot model is ready for testing.
This author, during his visit with the Semiconductor Division of
Hughes Aircraft Company, observed the operations and discussed, with
technical personnel and engineers,, the techniques involved in making
hybrid integrated microcircuitry. The following compilation of pro-
cedural steps stems from these observations and discussions.
Procedural Steps for Fabrication of Hybrid- Integra ted Microcuits
1. Design the circuit, observing microcircuit limitations.
2. Prepare art work for component and wiring topological layout.
3. Prepare circuit patterns into multi-layered mask pattersn from which
glass or metal masks are to be made.
4. By photoreduction process, make the required masks.
5. Obtain P-type silicon wafers, sliced, lapped and etched smooth,
and, in this case, with an epitaxially grown layer of N-type
silicon over the P-type wafer.
6. Oxidize wafers in a high temperature, wet-oxygen atmosphere.
7. Photoengrave oxide with "fence" or isolation pattern.
8. Deposit and diffuse boron (P doping) in isolation pattern.
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9. Photoengrave oxide with transistor base mask.
10. Deposit and diffuse boron (P~doping) for desired base depth.
11. Photoengrave oxide with emitter mask.
12. Deposit and diffuse phosphorus (N-doping) to desired emitter depth.
13. Etch oxide from back side of wafer.
14. Evaporate gold on back of wafer.
15. Diffuse gold throughout wafer, then lap excess gold from back of
wafer.
16. Mask wafer for oxide removal to expose areas for interconnection
contacts.
17. Evaporate aluminum over entire surface.
18. Photoengrave interconnection pattern.
19. Alloy aluminum for good adhesion and ohmic contacts.
20. Etch wafer with KOH to remove aluminum oxide.
21. Evaporate resistor material to wafer using resistor mask.
22. Scribe and break wafer into dice.
23. Sort dice for packaging.
24. Attach die to package header.
25. Bond leads (gold or aluminum wire) to die and weld to package
leads.
26. Clean and seal.
27. Test completed item.
For the sake of brevity, several intermediate cleaning and testing
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steps were omitted here. It should be obvious that with the number of
possible steps where failure of the element might occur, constant
testing is a necessity. All efforts are made to keep the units clean
throughout processing. Special clean rooms (white rooms) are maintained
where all microcircuit procedures are carried on.
Normal processing through the steps outlined may take from two to
three weeks
.
Fig. 18 shows a circuit produced in the manner just described. The
silicon integrated circuit pictured is interconnected to form a TTL gate.
The circuit, produced by the Semiconductor Division of Hughes Aircraft
Company is called a "Quadra logic'" circuits Each quadrant of the circuit
contains one four emitter and three single emitter NPN transistors with 4
thin-film nichrome resistors. Each quadrant is capable of being connected
as a complete 4 input NAND or NOR logic gate. Variation in circuit
functions may be obtained by changing interconnection or resistor masks
in the fabrication process.
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Fig. 18 A Hybrid Integrated Microcircuit— "Quadralogic" Circuit of
Hughes Aircraft Company
(courtesy Semiconductor Division, Hughes Aircraft Company)
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